



Objectives

Julius-Maximilians-

- •joint proposals for space outreach activities to be funded by European Union, ESA
- •contributions to CanSat educational programs
- •joint CubeSat conferences and exchange of experiences
- •organization of small satellite ground station networks to support the CubeSat community
- •standardization of electrical and software interfaces

Members

- •UNISEC Germany
- •UNISEC Lithuania
- •UNISEC Samara
- •UNISEC Turkey
- •? UNISEC Italy?

•...



http://unisec-europe.eu/









Standardization of Electrical Interfaces / Modular Bus









Advantages:

- •Success of CubeSat based on standard regarding dimensions
- •Exchange of components at subsystem level
- Much easier way for cooperations

Standardization of Electrical Interfaces





CubeSat Subsystem Standardization

PC/104 CubeSat Kit Bus

Julius-Maximilians

- often adopted by commercial suppliers (30%)
- Which aspects would we like to carry over to a commonly defined standard due to their technical advantages for pico- and nano-satellites? (ignoring the fact that many suppliers adopt PC/104 CubeSat Kit Bus)
- Which aspects should be improved?
- Which relevant aspects are not addressed by PC/104?




[Image from: CubeSat Kit FM430 Flight Module Hardware Revision: C Manual]



Existing Mechanical Interface: PC104

- PC/104 CubeSat Kit Connector
 - relatively large in PCB footprint (10%-15%)
 and height (15mm or 25mm, significant impact for 1U)
 - only a fraction of the104 Pins usually used
- Board Layout
 - mounting holealignmentcould be symmetric
 - metric units?







Mechanical Interfaces


- Stacking Principle
 - all signals pass all connectors between source and sink:
 - increased power loss (low voltages/ high currents) and noise
- Backplane, Flex-Rigid Bus
 - flexible inter-subsystem spacing, flexibility for assembly and disassembly




Image from http://www.isde.vanderbilt.edu/wp/ wp-content/uploads/vanderbilt_payload.jpg







UWE Bus - University of Wuerzburg



Assembly, Integration and Testing of the Delfi-C3 Nanosatellite Brouwer, G. F. and Ubbels, W. J. and Vaartjes, A. A. and Hennepe, F. Te Proceedings of the 59th IAC, Glasgow



Switch8 3.3V Switch9 3.3V Switch10 3.3V

PCM in

RRE SW

SEP SW/1

RS422 RX B RS422 TX B



Electrical Interface - PC/104 Compliance ff

only a few lines actually used in common: i.e. comparing

pin assignment of:

- CubeSat Kit Motherboard Rev.E
- CubeSat Kit Linear EPS Rev.D
- NanoMind A712C
- NanoPower P31u-9.0
- Clyde CubeSat Power Distribution
- Clyde 3G EPS

common signals:

- 5V charge_in (1 pin)
- I2C SDA (1 pin)
- I2C SCL (1 pin)
- 5.0V (2 pins)
- 3.3V (2 pins)
- GND (3 pins)
- AGND (1 pin)
- V Battery (2 pins)

										L		C
	Cubesat Kit		ı	goм		lyde	ı		Cube	sat Kit	ı	GON
H1 :	CubeSat Kit Motherboard Rev.E	CubeSat Kit Linear EPS Rev.D	PS NanoMind A712C	NanoPower P31u-9.0	ନ୍ଧ ଓ Clyde CubeSat Power Distribution	Clyde 3G EPS	[H:	2 1	CubeSat Kit Motherboard Rev.E	CubeSat Kit Linear EPS Rev.D	NanoMind A712C	
112			CANE		SW19		1 <u>'''</u>	2	GPIO Ain			
:			CANH		SW19			3	GPIO Ain			
- 4		CLK out	_		SW22		! ⊢		GPIO Ain			
- !			_		SW23 SW24		! ⊢	5	GPIO Ain GPIO Ain			
H :	GPIO GPIO		_		A25		! ⊢	7	GPIO Ain			
- 1	GPIO				A26				GPIO Ain			
					A27				GPIO	ON USB		
10		ON CD			A28 A29		! ⊢		GPIO COLO			
11		ON_SD GPIO			A29 A30		! ⊢	11	GPIO GPIO			
11		Grio	_		ASC		1 H		GPIO			
14					A31		1		GPIO			
15									GPIO			
10		514	_		A32		! ⊢		GPIO COLO			
11		RX1 TX1	_		A9 A33		! ⊢		GPIO GPIO			
19		RXO			A10		! ⊢		GPIO			
20		TXO			A34		1		GPIO			
2:		SPI CLK			A11			21	GPI0			
2:		SPI MISO			A35			22	GPIO			
2		CS SDcard	_		A12 A36		! ⊢	23	GPIO GPIO			
2		OC FAULT	1		A36		! ⊢		5V	5V		5'
26		OCTAOLI			A37		1 h	26	5V	5V		5'
2	7 SENSE				A14			27	VCC SYS	3.3V	3.3V	3.
21					A39				VCC SYS	3.3V	3.3V	3.
25		RESET			A15		! ⊢		DGND	GND	GND	G
30			_		A40 A16		! ⊢		DGND AGND	GND AGND	GND	G A
33		5V USB		5V_in	A32	5V USB	1		DGND	GND		G
3					A17			33	50	SO SO		
34					RX			34	S0	SO SO		
3!			_		A18		! ⊢		\$1	S1		
30			_		TX A19	SDA	! ⊢		S1 S2	S1		
38					RX1	SCL	! ⊢		S2			
39					A20		1		53			
40					TX1			40	53			
4:		SDA	SDA	SDA	SDA	SDA		41	54	S4		
43		SCL	SCL	SCL	RX2 SCL	GND SCL	I ⊢	42	S4 S5	\$4 \$5		
4			SCL	3CL	TX2	3CL	l -	44	S5	S5		
4					A21				VBATT 7-10V	VBATT 7-10V		V
4	S RSVDO reserved				RX3			46	VBATT 7-10V	VBATT 7-10V		V
4			V PWM	PWR OUT1	A22			47				
41			3.3V	PWR OUT2	TX3		I⊢	48				
45			V PWM 3.3V	PWR OUT3 PWR OUT4	A23 RX4		I ⊢	49 50			 	
5:			V PWM	PWR OUT5	A24		I ⊢	51			1	
5			3.3V	PWR OUT6	TX4		ı ⊢	52				
10	•								1		•	


G@MSPACE



Electrical Interface

- many important signals are currently not present on main connector
 - often extra connectors used / wired harnessing required
 - solar panel inputs
 - flight/kill switch logic
 - test, debug, programming interface for individual subsystems
- often missing signals
 - e.g. sync signal for time/clock synchronization between subsystems

[1] NanoMind A712C [Product Datasheet]
http://gomspace.com/documents/GS-DS-NM712C-1.1.pdf
[2] NanoPower P-series [Product Datasheet]
http://gomspace.com/documents/gs-ds-nanopower-p31u-9.0.pdf
[3] Clyde Space Third Generation CubeSat EPS Range Overview
http://www.clyde-space.com/documents/3016








- support for distributed power generation
 - MPPT circuitry can be part of "more intelligent" solar panels
 - can directly supply (redundant) unregulated power bus
 - Minimal impact on required signals on satellite bus

Julius-Maximilians-

WÜRZBURG

- Power System capabilities scale with connected power generators
- Optimal design of MPPT circuitry w.r.t. solar panel
- Supports arbitrary number of panels with heterogeneous performance



University of Wuerzburg UWE-3 Electrical Power System

undesired current leakage via data interface of

powered down CMOS device



CMOS

Common Standard Recommendations

- specify standardized subsystem interface continuous implementing:
 - power switch, monitoring, protection (OV, UV, OC)

Julius-Maximilians-


WÜRZBURG

• Optimized for actual subsystem



selective isolation of data interface from satellite bus

- Required for proper partial power down, avoids current leakage for switched off subsystems
- Can also handle data bus or power bus redundancy selection in a standardized way



University of Wuerzburg UWE-3 Standard Interface Control Circuit






Example UNISEC Europe Bus University Space Engineering Consortium





















UML_UART (RXD)	1	2	UML_UART (TXD)
UML_SBW-1 (TDIO)	3	4	UML_SBW-1 (TCK)
UML_SBW-2 (TDIO)	5	6	UML_SBW-2 (TCK)
BUS_I2C-1 (SDA)	7	8	BUS_I2C-1 (SCL)
BUS_JTAG (TDI)	9	10	BUS_JTAG (TCK)
BUS_JTAG (TDO)	11	12	BUS_JTAG (TMS)
GND_SYSTEM	13	14	GND_SYSTEM
SUP_5V0	15	16	SUP_5V0
CTL_RESET	17	18	CTL_RESET
COM_UART-1 (RXD)	19	20	BUS_I2C-2 (SDA)
COM_UART-1 (TXD)	21	22	BUS_I2C-2 (SCL)
SUP_UNREG	23	24	SUP_UNREG
SUP_3V3	25	26	SUP_3V3
PWR_BAT-2	27	28	PWR_BAT-2
PWR_BAT-1	29	30	PWR_BAT-1
reserved (PWR_SC_Y)	31	32	reserved (PWR_SC_X)
reserved (PWR_SC_Z)	33	34	CTL_SYNC
GND_ROOT	35	36	GND_ROOT
GND_CTL-1	37	38	GND_CTL-2
SUP_BACKUP	39	40	SUP_BACKUP
SUP_CTL-1	41	42	SUP_CTL-2
General Purpose Input/Output	43	44	COM_IRQ
General Purpose Input/Output	45	46	General Purpose Input/Output
COM_UART-2 (TXD)	47	48	General Purpose Input/Output
COM_UART-2 (RXD)	49	50	General Purpose Input/Output




Power Distribution System



Julius-Maximilians-

UNIVERSITÄT

WÜRZBURG



Standardization of Electrical Interfaces

UNISEC Europe

Prof. Dr. Klaus Schilling Computer Scienc VII: Robotics & Telematics



3.1.1 SUBSYSTEM INTERFACE DESCRIPTION

The subsystem interface foresees double row high precision PCB connectors in the standard grid pattern 2.00mm (THT).

Backplane Connector: BLY 2-50, female, Fischer Elektronik
Subsystem Module: SLY 4 035-50-Z, male, Fischer Elektronik

UML_UART (RXD)	1	2	UML_UART (TXD)
UML_SBW-1 (TDIO)	3	4	UML_SBW-1 (TCK)
UML_SBW-2 (TDIO)	5	6	UML_SBW-2 (TCK)
BUS_I2C-1 (SDA)	7	8	BUS_I2C-1 (SCL)
BUS_JTAG (TDI)	9	10	BUS_JTAG (TCK)
BUS_JTAG (TDO)	11	12	BUS_JTAG (TMS)
GND_SYSTEM	13	14	GND_SYSTEM
SUP_5V0	15	16	SUP_5V0
CTL_RESET	17	18	CTL_RESET
COM_UART-1 (RXD)	19	20	BUS_I2C-2 (SDA)
COM_UART-1 (TXD)	21	22	BUS_I2C-2 (SCL)
SUP_UNREG	23	24	SUP_UNREG
SUP_3V3	25	26	SUP_3V3
PWR_BAT-2	27	28	PWR_BAT-2
PWR_BAT-1	29	30	PWR_BAT-1
reserved (PWR_SC_Y)	31	32	reserved (PWR_SC_X)
reserved (PWR_SC_Z)	33	34	CTL_SYNC
GND_ROOT	35	36	GND_ROOT
GND_CTL-1	37	38	GND_CTL-2
SUP_BACKUP	39	40	SUP_BACKUP
SUP_CTL-1	41	42	SUP_CTL-2
General Purpose Input/Output	43	44	COM_IRQ
General Purpose Input/Output	45	46	General Purpose Input/Output
COM_UART-2 (TXD)	47	48	General Purpose Input/Output
COM_UART-2 (RXD)	49	50	General Purpose Input/Output

3.2 PANEL INTERFACE DESCRIPTION

The panel bus is in principle a subset of the subsystem bus. The panel interface foresees single row high precision PCB connectors in the standard grid pattern 2.00mm (SMT).

Backplane Connector: BLY 6 SMD/ 12, Fischer Elektronik
Panel Connector: SLY 7 SMD/ 045/ 12 G, Fischer Elektronik

GND_SYSTEM	1
SUP_5V0	2
CTL_RESET	3
BUS_I2C-2 (SDA)	4
BUS_I2C-2 (SCL)	5
SUP_UNREG	6
SUP_3V3	7
PWR_BAT-2	8
PWR_BAT-1	9
reserved (PWR_SC)	10
CTL_SYNC	11
GND_ROOT	12

3.3 UMBILICAL LINE

GND_SYSTEM	1
GND_CTL-1	2
GND_ROOT	3
PWR_BAT-1	4
PWR_BAT-2	5

GND_SYSTEM	1
UML_UART (RXD)	2
UML_UART (TXD)	3
UML_SBW-1 (TDIO)	4
UML_SBW-1 (TCK)	5
UML_SBW-2 (TDIO)	6
UML_SBW-2 (TCK)	7

Analog Umbilical Line

Digital Umbilical Line



Offers for cooperations

- International missions emphasizing distributed networked small satellites for applications in Earth observation and telecommunications
- Support in small satellite design
- International cooperation for networked ground stations
- Intensive classes on small spacecraft design (Tunesia, Russia USA, Turkey, Brasil, China, ...)
- Participation of students in the "SpaceMaster" program (http://www.spacemaster.uni-wuerzburg.de/)
- Information exchange at Pico- and Nano-Satellite conference (alternating in Berlin and in Würzburg, already 8 conferences
 - > 100 participants)

Contact: Prof. Dr. Schilling schi@informatik.uni-wuerzburg.de

UNISEC Europe

Prof. Dr. Klaus Schilling Computer Scienc VII: Robotics & Telematics







Topics

- In orbit experiences
- Small satellite missions
- Distributed small satellite systems
- Subsystem technologies for small satellites
- Payloads for small satellites
- Applications
- Flight opportunities and launchers for Pico satellites
- Educational aspects



8th Pico and Nano Satellite Workshop

Technology for Small Satellite Research

September 15-16, 2015

Würzburg, Germany

Call for Papers and Detailed Information

The call for papers and other information will be provided on the following website:

www7.informatik.uni-wuerzburg.de/pina2015

Würzburg

The city is located near the center of Germany, offers a wide range of recreation and leisure activities together with theaters, open-air concerts, and wine festivals. Located at the shores of the river Main, vineyards, castles, medieval cities and baroque residence palace are characteristic for the region. Würzburg offers a broad range of accommodations facilities at all costs.



Registration

Participants are requested confirm their participation through e-mail latest by August 12th, 2015.

Registration fee: 70 €

The registration fee covers lunch and coffee breaks expenses for the duration of workshop.

Schedule

Submission of abstract: July 20, 2015
Notification of acceptance: August 05, 2015
Registration closure: August 12, 2015
Workshop: September 15-16, 2015

Language

The main language of the workshop is English but contributions in both English and German languages are accepted.

Workshop Location

The IFAC symposium will be held at the Informatics building, Turing-Hörsaal, located at Hubland campus of University of Würzburg and can be quickly be reached by public transport from the city center.



Approach

Würzburg can be easily approached by frequent trains directly from Frankfurt airport in about one hour. Two ICE high speed train routes cross pass through Würzburg, as well as three important German motorways, the A3, A7 and A81. Thus access by train or car is very efficient and easy.